Today, the demand for high-speed data communication and mobile communication has exploded. Thus, there is a growing need for optical communication systems that convert large volumes of data to optical signals and that accommodate and transmit the signals across long distances. Digital optical communication with these characteristics consists of a master unit (MU) and a slave unit (SU). However, the digital optical units that are currently commercialized or being developed transmit data without compression. Thus, digital optical communication using these units is restricted by the quantity of optical frames when adding diversity or operating with various combinations of CDMA, WCDMA, WiBro, GSM, LTE, and other mobile communication technologies. This paper suggests the application of a data compression algorithm to a digital signal processor (DSP) chip as a field programmable gate array (FPGA) and a complex programmable logic device (CPLD) of a digital optical unit to add separate optical waves or to transmit complex data without specific changes in design of the optical frame.
Ⅰ. INTRODUCTION
As an engineering technology to solve the problem of blind spots and to enhance network coverage, repeaters play an important role in present CDMA, W-CDMA, WiBro, GSM, and LTE mobile communication business networks [1∼2] .
The main components of a repeater are uplink and downlink transceivers, a DSP module, an optical module, a management module, and a power supply module. For different applications, there are different types of repeaters such as RF wideband repeaters, fiber optic repeaters, digital optical repeaters, and band selective repeaters [3] . Among these repeaters, the digital optical repeater gives the highest performance for its price and is currently the most popular. The main specifications for evaluating a repeater are its intelligence (i.e., local and remote monitor), adjacent However, the number of bits can be adjusted if a compression algorithm is applied in this structure. In this way, it is possible for the system to operate more efficiently.
First, a compression algorithm is introduced. Then, test results are compared and analyzed between the existing method and the method using the compression algorithm.
Ⅲ. Data Compression Scheme
The compression algorithm must convert 14-bit binary data in fixed-point type to 10-bit binary data in floating-point type. Fixed binary data has a total of 10 bits: 1 encoding bit, 3 exponent bits, and 6 mantissa bits. Of course, it is possible to adjust the exponent and mantissa parts for more compression, but this may cause weak signal strength. Therefore, the number of bits was kept at 10 in tests. shows 14-bit sampling data. it is. The number of exponent bits was fixed at 3, as mentioned above. Thus, the algorithm was organized up to "111." Here, sampled data indicate "1" or "0,"
repeatedly. Thus, even though this algorithm compresses data, data loss may appear to a small degree compared to the signal-to-noise ratio (SNR).
In the compression process, the MSB in the compressed data becomes the 14-bit MSB and the data of the mantissa including the MSB enters the 
Ⅳ. Analysis and Experiment Results
As shown in Figure 3 , a test environment was established for actual tests of the applied compression algorithm.
The settings of spectrum analyzer are shown in Table 3 .
Here, the sampling frequency (Fs) is 100 MSPS and the digital optical module operated at 3 Gbps broadband. A WCDMA signal at -10 dBm was used for the MU ADC by a vector signal generator. Under these conditions, the DAC was measured by a Fig. 3 . Test environment. Table 3 . Setting parameters of the spectrum analyzer. In addition, in Figure 5 , the EVM shows no significant difference when compared to the existing value.
As shown in Table 4 , if the data are converted to floating-point type, data are shown compressed from 14 bits to 10 bits.
The transmission method used to compress data from fixed-point to floating-point shows the same effects in both of the following cases: from MU ADC to SU DAC and from SU ADC to MU DAC. 
